

REMARKS

This Amendment is being filed in response to the Final Office Action mailed February 12, 2009, and the Advisory Action mailed on April 22, 2009, which have been reviewed and carefully considered. Reconsideration and allowance of the present application in view of the amendments made above and the remarks to follow are respectfully requested.

Claims 1-14 and 17-19 are pending in the application, where claims 15-16 and 20 had been previously canceled without prejudice. Claim 1 and 11 are independent.

In the Final Office Action, claims 11-17 and 20 are rejected under 35 U.S.C. §112, second paragraph. This rejection is respectfully traversed. However, to advance prosecution, claim 11 had been previously amended for better clarity in the After Final Amendment filed on April 22, 2009, which is entered as indicated in the Advisory Action mailed on April 22, 2009. It is respectfully submitted that this rejection of claims 11-17 and 20 has been overcome. Accordingly, withdrawal of this rejection and an

indication as such are respectfully requested.

In the Final Office Action, claims 1-5, 7-9 and 11-20 under 35 U.S.C. §103(a) over U.S. Patent No. 7,024,538 (Schlansker) in view of U.S. 6,076,159 (Fleck) and U.S. Patent Application Publication No. 2003/0145116 (Moroney). Further, claim 6 is rejected under 35 U.S.C. §103(a) over Schlansker in view of Fleck, Moroney and Official Notice. Claim 10 is rejected under 35 U.S.C. §103(a) over Schlansker in view of Fleck and U.S. 5,208,781 (Matsushima). It is respectfully submitted that claims 1-14 and 17-19 are patentable over Schlansker, Fleck, Moroney, Official Notice, and Matsushima for at least the following reasons.

In the Final Office Action, it is correctly noted on page 5 that Schlansker does not disclose or suggest an instruction address modification circuit that includes an offset register connected to an output of a functional unit that updates an offset value in the offset register during the execution of a program. Moroney is cited in an attempt to remedy the deficiencies in Schlansker.

Moroney is directed to a system that enables communication between two networks having different network protocols. As shown

in FIG 8 and specifically recited in Paragraph [0095] of Moroney, an "instruction controller 54 . . . accepts input from the translate block 74. An example of such input is the offset stored in the translation memory 80 as shown in FIG. 7." That is, the translate block 74 is connected to the input of the controller 54 to provide the offset to the controller 54. Further, even assuming arguendo, that the translator 74 of Moroney, shown in FIG 8 and referred to in the Advisory Action, is connected to the output of the controller 119, any such connection is through the instruction register 129.

It is respectfully submitted that Schlansker, Moroney, and combinations thereof, do not disclose or suggest the present invention as recited in independent claim 1, and similarly recited in independent claim 11 which, amongst other patentable elements, recites (illustrative emphasis provided):

wherein the instruction address modification circuit includes an offset register which is directly connected to an output of a functional unit of the plurality of functional units, the functional unit updating an offset value in the offset register during the execution of the program.

These features are nowhere taught or suggested in Schlansker and Moroney, alone or in combination. Rather, Moroney discloses a translate block 74 which is directly connected to the input of the controller 54 to provide an offset to the controller 54. At best, Moroney shows in FIG 8 that the translator 74 is indirectly connected to the output of the controller 119.

In addition, it is respectfully submitted that Schlansker, Moroney, and combinations thereof, do not disclose or suggest the present invention as recited in independent claim 1, and similarly recited in independent claim 11 which, amongst other patentable elements, recites (illustrative emphasis provided) :

wherein the instruction address modification circuit is operationally coupled to a controller that provides the instruction address, and to one of the plurality of the functional units that provides an adjust signal to the instruction address modification circuit, and wherein the controller is distinct from the functional unit; the instruction address modification circuit being configured to modify the translation in response to the adjust output and to provide a modified translated address to one of the plurality of the memory units.

Having an instruction address modification circuit, a memory, and both a controller and a functional unit, where the controller

is distinct from the functional unit, is nowhere disclosed or suggested in Schlansker and Moroney, alone or in combination. This dichotomy of the controller and the functional unit are recited in independent claims 1 and 11. Fleck, Official Notice, and Matsushima are cited to allegedly show other features and do not remedy the deficiencies Schlansker and Moroney.

Accordingly, it is respectfully submitted that independent claims 1 and 11 are allowable, and allowance thereof is respectfully requested. In addition, it is respectfully submitted that claims 2-10, 12-14 and 17-19 should also be allowed at least based on their dependence from independent claims 1 and 11.

In addition, Applicants deny any statement, position or averment of the Examiner that is not specifically addressed by the foregoing argument and response. Any rejections and/or points of argument not addressed would appear to be moot in view of the presented remarks. However, the Applicants reserve the right to submit further arguments in support of the above stated position, should that become necessary. No arguments are waived and none of the Examiner's statements are conceded. And in particular, no

PATENT
Serial No. 10/530,375
Amendment in Reply to Final Office Action mailed on February 12, 2009
and Advisory Action of April 22, 2009

Official Notices are conceded.

In view of the above, it is respectfully submitted that the present application is in condition for allowance, and a Notice of Allowance is earnestly solicited.

Respectfully submitted,

By Dicran Halajian
Dicran Halajian, Reg. 39,703
Attorney for Applicant(s)
July 10, 2009

THORNE & HALAJIAN, LLP
Applied Technology Center
111 West Main Street
Bay Shore, NY 11706
Tel: (631) 665-5139
Fax: (631) 665-5101